CPU Design: Synthesis Results


Please sign in to view the rest of this entry.

CPU Design: Synthesis Results
1010608CPU Design: Synthesis ResultsAfter the CPU has been functionally verified, the design can be implemented in actual hardware. This chapter describes the synthesis process and synthesis results of the CPU RTL description. The VHDL design description is optimized and mapped to a programmable logic device. As opposed to an ASIC device, these devices can be programmed by designers at their desks, and most can be reprogrammed to fix errors later.A synthesis tool is used to read in the VHDL description and map the description to the target programmable logic device. The synthe…
Citation
Douglas L. Perry: VHDL : Programming By Example, Fourth Edition. CPU Design: Synthesis Results, Chapter (McGraw-Hill Professional, 2002), AccessEngineering Export