Top-Level System Design


Please sign in to view the rest of this entry.

Top-Level System Design
1010608Top-Level System DesignIn the last few chapters, we have discussed VHDL language features and the VHDL synthesis process. In the next few chapters, we tie all of these ideas together by developing a top-down design for a small CPU design, verify its functionality, verify that it can be synthesized, and implement the design in an FPGA device.
CPU Block Diagram.
<anchor role="natural" id="p2000ad309980290"></anchor><emphasis role="bold">…</emphasis>
Citation
Douglas L. Perry: VHDL : Programming By Example, Fourth Edition. Top-Level System Design, Chapter (McGraw-Hill Professional, 2002), AccessEngineering Export