VHDL Synthesis

Please sign in to view the rest of this entry.

VHDL Synthesis
1010608VHDL SynthesisIn this chapter, we focus on how to write VHDL that can be read by synthesis tools. We start out with some simple combinational logic examples, move on to some sequential models, and end the chapter with a state machine description.All of the examples are synthesized with the Exemplar Logic Leonardo synthesis environment. The technology library used is an example library from Exemplar Logic. All of the output data should be treated as purely sample outputs and not representative of how well the Exemplar Logic tools work with real design data and real constraints.
<anchor role="natural" id="p2000ad309980252"></anchor><emphasis role="bold">…</emphasis>
Douglas L. Perry: VHDL : Programming By Example, Fourth Edition. VHDL Synthesis, Chapter (McGraw-Hill Professional, 2002), AccessEngineering Export